Abstract
The need to apply the test-per-clock method at full clock rates to test crosstalks in networks of long interconnects between modules in a System on a Chip (SoC) is highlighted. Our method involves the 3n-R-LFSR (Ring Linear Feedback Shift Register). The part of the R-LFSR that generates test patterns for n-interconnects has double number of flip-flops where every second flip-flop is connected to the network of Interconnects Under Test (IUT). It has been proved that the 3n-R-LFSR is capable to generate all the two-test patterns that are necessary for IUT. The completed simulation experiments evidenced efficiency of the method application to test crosstalks that are manifested by either a glitch or an edge delay.
| Original language | English |
|---|---|
| Pages (from-to) | 133-137 |
| Number of pages | 5 |
| Journal | Przeglad Elektrotechniczny |
| Volume | 86 |
| Issue number | 11 A |
| Publication status | Published - 2010 |
Keywords
- Crosstalks
- Interconnect network
- Linear ring register
- System on a Chip (SoC)
- Test pattern generator
ASJC Scopus subject areas
- Electrical and Electronic Engineering
Fingerprint
Dive into the research topics of 'Testing of crosstalk-type dynamic faults in interconnection networks with use of ring LFSRs'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver