Skip to main navigation Skip to search Skip to main content

FPGA Based "Intelligent Tap" Device for Real-Time Ethernet Network Monitoring

  • Silesian University of Technology

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Citations (Scopus)

Abstract

This paper describes an "Intelligent Tap" - hardware device dedicated to support real-time Ethernet networks monitoring. Presented solution was created as a student project realized in Institute of Informatics, Silesian University of Technology with support from Softing A.G company. Authors provide description of realized FPGA based "Intelligent Tap" architecture dedicated for Real-Time Ethernet network monitoring systems. The practical device realization and feasibility study conclusions are presented also.

Original languageEnglish
Title of host publicationComputer Networks
Subtitle of host publication17th Conference, CN 2010 Ustro n, Poland, June 15-19, 2010roceedings
EditorsAndrzej Kwiecien, Piotr Gaj, Stera, Piotr Stera
Pages58-66
Number of pages9
DOIs
Publication statusPublished - 2010
Event17th Conference on Computer Networks, CN 2010 - Ustron, Poland
Duration: 15 Jun 201019 Jun 2010

Publication series

NameCommunications in Computer and Information Science
Volume79
ISSN (Print)1865-0929

Conference

Conference17th Conference on Computer Networks, CN 2010
Country/TerritoryPoland
CityUstron
Period15/06/1019/06/10

Keywords

  • FPGA
  • RISC soft-core architecture
  • network diagnosis
  • packet- analysis methods
  • real-time Ethernet networks

ASJC Scopus subject areas

  • General Computer Science
  • General Mathematics

Fingerprint

Dive into the research topics of 'FPGA Based "Intelligent Tap" Device for Real-Time Ethernet Network Monitoring'. Together they form a unique fingerprint.

Cite this