TY - GEN
T1 - An utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions
AU - Kolłodziński, Stefan
AU - Hrynkiewicz, Edward
PY - 2009
Y1 - 2009
N2 - The paper deals with the problems of input variables assigning to the free and bounded sets during logic function decomposition. The Ashenhurst decomposition is considered with respect to implementation of logic functions in LUT based FPGA. The method of finding profitable input variables partitioning is based on utilisation of Logic Differential Calculus. The elaborated method is very convenient especially if decomposition is carried out in Reed- Muller spectral domain because the Boolean differentials are easy calculated from Reed-Muller form of logic function which is simply calculated as reverse Reed-Muller transform. The obtained results are very promising.
AB - The paper deals with the problems of input variables assigning to the free and bounded sets during logic function decomposition. The Ashenhurst decomposition is considered with respect to implementation of logic functions in LUT based FPGA. The method of finding profitable input variables partitioning is based on utilisation of Logic Differential Calculus. The elaborated method is very convenient especially if decomposition is carried out in Reed- Muller spectral domain because the Boolean differentials are easy calculated from Reed-Muller form of logic function which is simply calculated as reverse Reed-Muller transform. The obtained results are very promising.
UR - https://www.scopus.com/pages/publications/70349339069
U2 - 10.1109/DDECS.2009.5012095
DO - 10.1109/DDECS.2009.5012095
M3 - Conference contribution
AN - SCOPUS:70349339069
SN - 9781424433391
T3 - Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009
SP - 34
EP - 37
BT - Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009
T2 - 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009
Y2 - 15 April 2009 through 17 April 2009
ER -